Inventor:

F rnando Gonzalez

Title:

Methods of F rming Semiconductor Constructions

Assignee:

Micron Techn logy, Inc.

PRIORITY Serial No.: PRIORITY Filing Date:

09/592,604 June 12, 2000

ig Date.

INFORMATION DISCLOSURE STATEMENT

PURSUANT TO 37 C.F.R. §§1.56, 1.97 AND 1.98

In compliance with 37 C.F.R. §§1.56, 1.97 and 1.98, your attention is

directed to the United States patents and other references listed on the attached

Form PTO-1449.

The listed references were cited by, or submitted to, the Office in the

parent, co-pending application of the above-identified application. The above-

identified application is a continuation of co-pending application Serial No.

09/592,604 filed June 12, 2000. Such prior disclosure is sufficient for the above-

identified application as far as copies of the references are concerned. 37

C.F.R. §1.98(d) and MPEP §609(2). No admission is made regarding whether

all the submitted references are prior art.

Citation of these references is respectfully requested.

Respectfully submitted,

Date

September 9, 2003 Attorney:

David G. Latwesen, Ph.D.

Reg. No. 38,533

Wells, St. John P.S.

Form PTO-14	49	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)										PRIORITY SERIAL NO. 09/592,604		
			(Use several sneets		PI		PRIORITY FILING DATE June 12, 2000			PRIORITY GROUP 2818				
					U.S. PATI	ENT DOCUMENTS	s							
*Examiner Initial		Docur Numb		Date	Name		Class	Subclass		Filing Date If Appropriate				
	AA	5,298,449		03/94	Kikuchi									
	AB	5,374,564		12/94	Bruel									
	AC	5,855,	693	01/99	Murari et al.				-					
	AD 5,877,070 AE 5,882,987 AF 5,894,152		070	03/99	Goesele et al. Srikrishnan Jaso et al.									
			987	03/99										
			152	04/99										
	AG	5,953,	622	09/99	Lee et al.									
<u></u>	АН	6,004,	406	12/99	Kobayashi et al.									
	Al	G 6,429,070 B1 G 6,384,439 B1 G,423,992 B2		10/01	Sato et al.									
	AJ			08/02	Gonzalez	et al.								
	AK			05/02	Walker									
				07/02	Fukuda, et al. Assaderaghi, et al.									
	AL			12/99									-	
	<u> </u>	J		<u> </u>	FOREIGN P	ATENT DOCUME	ENT	TS -						
	1	Document Number		Date	Country					St	Subclass	Translation		
					ł							Yes	No	
	AM													
	AN													
	AO													
	AP													
	AQ													
			ОТ	HER REFEREN	CES (includi	ing Author, Title, Da	ate	, Pertinent Pages, Etc.)					
	AR		Gösele, U. et al.,	"Semiconductor	Wafer Bonding: Science, Technology, and Applications", Electrochemical Society Proceedings									
			Vol. 97-36, (©1998), pp. 400-425, 436-445.											
	AS					-								
EXAMINER						DATE CONSIDI	ER	RED	-					

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

M CV2 00 : 67g

Form PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. MI22-2393	PRIORITY SERIAL NO. 09/592,604	
	RT CITED BY APPLICANT	APPLICANT Fernando Gonzalez		

PRIORITY FILING DATE PRIORITY GROUP June 12, 2000 2818 U.S. PATENT DOCUMENTS *Examiner Document Date Name Class Subclass Filing Date Initial Number If Appropriate 6,251,754 6/01 $\mathbf{A}\mathbf{A}$ Kobayashi et al. 6,245,161 6/01 ΑB Henley et al. AC 5,374,581 12/94 Ichikawa et al. 4,891,329 ΑD 1/90 Reisman et al. 6,150,031 ΑE 11/00 Yonehara AF 6,083,324 7/00 Henley et al. AG AΗ Αl ΑJ ΑK ΑL AM FOREIGN PATENT DOCUMENTS Date Document Class Subclass Country Translation Number Yes No AN ΑO ΑP AQ AR OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.) AS ΑT **EXAMINER** DATE CONSIDERED

"EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.